Pascal and Francis Bibliographic Databases

Help

Search results

Your search

kw.\*:("TECHNOLOGIE ISOLATION")

Document Type [dt]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Publication Year[py]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Discipline (document) [di]

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Language

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Author Country

A-Z Z-A Frequency ↓ Frequency ↑
Export in CSV

Results 1 to 25 of 319

  • Page / 13
Export

Selection :

  • and

THE N+-IPOS SCHEME AND ITS APPLICATIONS TO IC'S.ARITA Y; KATO K; SUDO T et al.1977; I.E.E.E. TRANS. ELECTRON DEVICES; U.S.A.; DA. 1977; VOL. 24; NO 6; PP. 756-757; BIBL. 8 REF.Article

EFFECTS OF OXIDE ISOLATION ON PROPAGATION DELAY IN INTEGRATED INJECTION LOGIC (I2L).IIZUKA T.1977; I.E.E.E. J. SOLID. STATE CIRCUITS; U.S.A.; DA. 1977; VOL. 12; NO 5; PP. 547-552; BIBL. 12 REF.Article

A HIGH VOLTAGE DIELECTRIC ISOLATED THYRISTOR CROSSPOINT ARRAYKUSAKA T; ISHII T; NEGORO T et al.1980; N.E.C. RES. DEVELOP.; JPN; DA. 1980; NO 57; PP. 39-45; BIBL. 12 REF.Article

SOME ASPECTS OF OXIDE ISOLATION TECHNOLOGYPAREKH PC.1978; J. ELECTROCHEM. SOC.; USA; DA. 1978; VOL. 125; NO 10; PP. 1703-1707; BIBL. 8 REF.Article

METHODE ET APPAREILLAGE POUR LA DETERMINATION DES PARAMETRES GEOMETRIQUES DES STRUCTURES DU SILICIUM AVEC ISOLATION DIELECTRIQUEOKSANICH AP; KONTSEVOJ YU A.1978; ZAVODSK. LAB.; SUN; DA. 1978; VOL. 44; NO 12; PP. 1494-1496; BIBL. 8 REF.Article

LA TECHNOLOGIE CDI OFFRE SES PERFORMANCES A LA FREQUENCEMETRIE.SECAZE G.1976; ELECTRON. MICROELECTRON. INDUSTR.; FR.; DA. 1976; NO 217; PP. 35-37Article

A NEW DIELECTRIC ISOLATION METHOD USING POROUS SILICONIMAI K.1981; SOLID-STATE ELECTRON.; ISSN 0038-1101; GBR; DA. 1981; VOL. 24; NO 2; PP. 159-164; BIBL. 11 REF.Article

CDI AND COMPETITIVE TECHNOLOGIES.BRUCHEZ J.1974; MICROELECTRONICS; G.B.; DA. 1974; VOL. 5; NO 4; PP. 45-54Article

OXIDE ISOLATED ISL TECHNOLOGIESLOHSTROH J; CROMMENACKER JDPVD; LINSSEN AJ et al.1981; ELECTRON DEVICE LETT.; ISSN 0193-8576; USA; DA. 1981; VOL. 2; NO 2; PP. 30-31; BIBL. 5 REF.Article

LE 1ER MICROPROCESSEUR CDI BIPOLAIRE 16 BITS SUR UNE PUCE.LILEN H.1977; ELECTRON. APPL. INDUSTR.; FR.; DA. 1977; NO 234; PP. 49-51Article

DIELECTRIC ISOLATION TECHNIQUES FOR INTEGRATED CIRCUITS.BOSNELL JR.1976; MICROELECTRON. AND RELIABIL.; G.B.; DA. 1976; VOL. 15; NO 2; PP. 113-122; BIBL. 58 REF.Article

A NEW ISOLATION TECHNIQUE FOR SOS/LSI'S-LOCAL BURIED OXIDE ISOLATION OF SOS (LOBOS).SAKAI Y; HORI R; DOTA K et al.1977; JAP. J. APPL. PHYS.; JAP.; DA. 1977; VOL. 16; SUPPL. 1; PP. 551-555; BIBL. 2 REF.; (CONF. SOLID STATE DEVICES. 8. PROC.; TOKYO; 1976)Conference Paper

U-GROOVE ISOLATION TECHNOLOGYHAYASAKA A; TAMAKI Y.1982; JEE, J. ELECTRON. ENG.; ISSN 0385-4507; JPN; DA. 1982; VOL. 19; NO 188; PP. 36-39Article

OXIDE-ISOLATED INTEGRATED SCHOTTKY LOGICHEWLETT FW JR.1980; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1980; VOL. 15; NO 5; PP. 800-802; BIBL. 5 REF.Article

AN INVESTIGATION OF THE APPLICATION OF POROUS SILICON LAYERS TO THE DIELECTRIC ISOLATION OF INTEGRATED CIRCUITSTENG TC.1979; J. ELECTROCHEM. SOC.; USA; DA. 1979; VOL. 126; NO 5; PP. 870-874; BIBL. 4 REF.Article

PROGRESS IN BIPOLAR DEVICES.NISHIDA S.1973; JAP. ELECTRON. ENGNG; JAP.; DA. 1973; NO 77; PP. 72-73Article

EVOLUTION DE L'ISOLEMENT INTERCOMPOSANTS AVEC LES TECHNOLOGIES BIPOLAIRESLILEN H.1973; ELECTRON. MICROELECTRON. INDUSTR.; FR.; DA. 1973; NO 175; PP. 63-67Serial Issue

A 16K-HIT STATIC IIL RAM WITH 25-NS ACCESS TIMEINABE Y; HAYASHI T; KAWARADA K et al.1982; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1982; VOL. 17; NO 2; PP. 325-330; BIBL. 5 REF.Article

A HIGH RESOLUTION ETCHING TECHNIQUE FOR DETERMINING EPITAXIAL LAYER THICKNESSPEARCE CW.1981; J. ELECTROCHEM. SOC.; ISSN 0013-4651; USA; DA. 1981; VOL. 128; NO 4; PP. 920-921; BIBL. 12 REF.Article

OXIL, A VERSATILE BIPOLAR VLSI TECHNOLOGYAGRAZ GUEERENA J; PANOUSIS PT; MORRIS BL et al.1980; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1980; VOL. 15; NO 4; PP. 462-466; BIBL. 11 REF.Article

FRAMED RECESSED OXIDE SCHEME FOR DISLOCATION-FREE PLANAR SI STRUCTURES.MAGDO I; BOHG A.1978; J. ELECTROCHEM. SOC.; USA; DA. 1978; VOL. 125; NO 6; PP. 932-936; BIBL. 14 REF.Article

OPTOELEKTRONISCHE BAUELEMEUTE IN CDI-TECHNIK = COMPOSANTS OPTOELECTRONIQUES DANS LA TECHNIQUE CDIWIEDEMANN H.1973; ELEKTRONIK; DTSCH.; DA. 1973; VOL. 22; NO 6; PP. 201-204; BIBL. 2 REF.Serial Issue

A BIRD'S BEAK FREE LOCAL OXIDATION TECHNOLOGY FEASIHLE FOR VLSI CIRCUITS FABRICATIONCHIU KY; MOLL JL; MANOLIU J et al.1982; IEEE J. SOLID-STATE CIRCUITS; ISSN 0018-9200; USA; DA. 1982; VOL. 17; NO 2; PP. 166-170; BIBL. 10 REF.Article

IMPROVEMENT IN GATE BREAKDOWN VOLTAGE FOR SOS DEVICESSHUTO K; KATO K; HASEGAWA M et al.1981; IEEE TRANS. ELECTRON DEVICES; ISSN 0018-9383; USA; DA. 1981; VOL. 28; NO 3; PP. 242-245; BIBL. 6 REF.Article

RELIABILITY OF SIO2 GATE DIELECTRIC WITH SEMI-RECESSED OXIDE ISOLATIONORMOND DW; GARDINER JR.1980; I.B.M. J. RES. DEVELOP.; USA; DA. 1980; VOL. 24; NO 3; PP. 353-361; BIBL. 21 REF.Article

  • Page / 13